Abstract-The high mobility germanium (Ge) channel is considered as a strong candidate for replacing Si in pMOSFETs in the near future. It has been reported that the conventional power-law degradation kinetics of Si devices is inapplicable to Ge. In this paper, further investigation is carried out on defect energy distribution, which clearly shows that this is because the defects in GeO 2 /Ge and SiON/Si devices have different physical properties. The three main differences are: 1) energy alternating defects (EAD) exist in Ge devices but are insignificant in Si; 2) the distribution of as-grown hole traps has a tail in the Ge bandgap but not in Si, which plays an important role in the degradation kinetics and device lifetime prediction; and 3) EAD generation in Ge devices requires the injected charge carriers to overcome a second energy barrier, but not in Si. Taking the above differences into account, the power-law kinetics of EAD generation can be successfully restored by following a new procedure, which can assist in the Ge process/device optimization.
GeO 2 /Ge devices is a severe and pressing issue and still poorly understood, currently impeding the progress for its commercial application [9] , [10] .
It has been speculated that the degradation in the GeO 2 /Ge device is caused by hole trapping at low energy levels (ELs) [8] . However, detailed information about these hole traps, such as the energy distribution, the differences from those in Si devices, and their corresponding degradation kinetics, have not been discussed. We have reported recently that the conventional power-law degradation kinetics used for a Si device (1) cannot be applied to Al 2 O 3 /GeO 2 /Ge devices with either dc or fast pulse measurements [10] , [11] . It was not known how to restore the power law at that time. We speculated [10] that the defects in Ge devices can alternate their ELs upon charging/discharging, but the defect energy distribution was not available to support the speculation at that time
In this work, by measuring the defect energy distribution using the technique we developed for Ge devices recently [12] , we will demonstrate that the oxide defect properties are different in Ge and Si devices, based on which the power-law degradation kinetics can be restored not only in the GeO 2 /Ge device, but also in the Si-cap Ge device that has excellent reliability, enabling direct comparison of the degradation kinetics and lifetime of various Ge technology with their Si counterparts. This paper is organized as follows. Devices and experiments used in this work will be described in Section II. Defect differences in Ge and Si devices in energy distribution and the power law restoration method will be discussed in Section III.
II. DEVICES AND EXPERIMENTS
The GeO 2 /Ge device gate dielectric stack used in this work is shown in Fig. 1 (a). 1.2 nm GeO 2 was prepared by exposing clean Ge grown directly on Cz-Si wafers to minimize the interface states, and 4 nm Al 2 O 3 was then produced by molecular beam deposition in the same chamber [13] , resulting in a total SiO 2 equivalent oxide thickness of 2.35 nm for the stack. Although Al 2 O 3 only has a modest dielectric constant, it can suppress the evaporation of GeO and, in turn, the deterioration of the GeO 2 /Ge interface [14] . The channel length used in this work is typically 1 μm and the width is 10 μm. The device used is a TaN/TiN metal gate pMOSFET. It has been reported that Ge pMOSFETs based on this process have shown a record of high hole mobility and outperformed the ITRS requirements [15] .
The standard 'stress-and-sense' procedure [16] , [17] was used to measure the threshold voltage shift. After certain stress times, V th was extracted from the V g shift at a constant I s = 100 × W/L nA at V d = −100 mV [18] . In this work, fast pulse measurement time is t m = 5 μs to minimize the recovery. Temperature is either RT or 125°C. The electric field over the interfacial GeO 2 layer was calculated from Eox = (V g −V th )×3.9/(6×EOT), where EOT is the SiO 2 capacitance equivalent thickness and the GeO 2 has a dielectric constant of 6 [19] .
The defect energy distribution is measured after the stress by reducing |V g | gradually from |V gstress| to a range of lower discharge biases, |V discharge,i|, using the waveform in Fig. 1(b) . The discharging under each |V discharge| was monitored periodically by the measurement pulses. The V th shift V th was measured until the discharge completed at each bias, before |V discharge| is reduced further. The measured amount of effective trapping during the discharge Nox = Cox × V th /q is shown in Fig. 1(c) against the ELs corresponding to each Vdischarge. The energy distribution of these discharged defects is given by the differentiation of Nox against E, Dox = |d( Nox)/d E|, as shown in Fig. 1(d) . Detailed evaluation and verification of the energy distribution measurement can be found in [12] , [16] , [20] , and [21] . The impact of interface states generation has been taken into account. Devices used in this work are summarized in Table I . Fig. 2(a)-(d) compares the density and energy distributions of positive charge measured after various stress levels in Ge and Si devices, respectively. At first inspection, the shape of defect distributions in both the devices appears similar, albeit the degradation is much larger in Ge devices. Significantly more defects in the Ge device remain charged at the end of the measurable energy range, which are located above Ge Ec. The defect distribution below Ev in both the devices hardly changes with the stress level, as shown in Fig. 2(b) and (d). This suggests that the defects below Ev are as-grown hole traps (AHT) that exist in the fresh device and do not increase with stress. Those defects created by stress are above Ev in both the devices, as the peaks increase with stress time, and more defects cannot be discharged in Ge. More differences can be observed upon further inspection. In Fig. 2(d) , for Si, as-grown defects are below Ev and generated defects (GD) are above Ev, indicating that they are well separated in energy. In Fig. 2(b) , for Ge, no such separation at Ev is observed, and AHTs exist above Ge Ev within the Ge bandgap. It should be noted that such a difference is not caused by the large difference in trapping density, as the AHT is also observed in the bandgap in the Si-cap Ge device, which has less defects than its Si counterpart.
III. RESULTS AND DISCUSSION

A. Differences in Defect Energy Distribution in Ge and Si
To further investigate the differences in defects, energy distributions are obtained on the stressed device, first during the defects discharge, and then recharge was conducted by sweeping the EL backwards. The recharging time is 5k s per bias step for both the devices. The test procedure is given in Fig. 3(a) . As shown in Fig. 3(b) , traps in the GeO 2 /Ge device cannot be recharged until the charging EL is near Ge Ev. In contrast, the Si device in Fig. 3(c) shows a different behavior: defects in the upper half of the Si bandgap can be recharged.
The above differences can be well explained by the presence of energy alternating defects (EAD) in the GeO 2 /Ge device, which is insignificant in Si devices. As shown in Fig. 3(d) , the EL of EAD alternates with its charge status: it shifts back to below Ev when neutralized by an electron during the discharge, and moves to above Ge Ev when it is positively recharged. Since EADs in Ge devices will return to their fresh states after neutralization, recharging EAD only takes place when bias reaches Ev, the same as in a fresh device.
In contrast, as shown in Fig. 3(e) , the EL of the GD in Si is kept well above Ev of Si, either charged or neutral. Recharge in Si starts once EL is swept lower, as electrons tunnel back to substrate from the defect when it is above Ef.
The above analysis can be further supported by examining the effect on the temperature during recharging. As shown in Fig. 4(a) and (c), the defects were discharged at 125°C. Temperature then either remained at 125°C or switched to room temperature (RT) for the recharge. In Ge devices, the recharging behavior does not change with temperature, and there is no recharge in the top half of the Ge bandgap. This is because the defect has returned to below Ev when it was neutralized during discharge, as shown in Fig. 3(d) . It can only be recharged when Ef is near or below Ge Ev, so that there is no recharge when Ef is well above Ev at either 125°C or RT, as shown in Fig. 4(b) . For the Si device, however, Fig. 4(c) shows that the positive recharging becomes higher when temperature is switched from 125°C to RT. This is because, in contrast to the Ge device, the defects neutralized at 125°C during discharge can maintain their high EL, as shown in Fig. 3(e) . When the temperature is reduced to RT, the electrons at the high EL in Si reduce due to a lower thermal energy and can no longer keep the defect neutralized, as shown in Fig. 4(d) , resulting in the increase shown in Fig. 4(c) [22] [23] [24] [25] [26] [27] .
The above model of defect energy alternating with charging status is supported by the first-principle calculation in Al 2 O 3 and ab initio calculations in GeO 2 [28] [29] [30] , suggesting that EADs are intrinsic in the Al 2 O 3 /GeO 2 /Ge structure.
B. Difference in the Tail of As-Grown Hole Traps in Bandgap
As shown in Fig. 2(b) , AHTs in Si devices are typically below the Ev of Si and separated from the GD above the Ev. Fig. 5(a) shows that no tail of AHT is observed in the Si bandgap, regardless of the direction in which the EL was swept. Since sweeping EL from high to low was used Same tail above Ev is recharged after different stress times, which also agrees with that in fresh device measured with the Ge-method as in Fig. 5(b) , supporting they are AHTs.
in Si devices [11] , it is referred to as the 'Si-method' here. For Ge, as shown in Fig. 2(a) , however, AHTs and EADs are not clearly separated. In order to measure the AHTs accurately, Fig. 5(b) compares the AHT measured in a fresh device by sweeping EL in both the directions.
AHTs below Ge Ev agree when measured in both the sweeping directions, but there is a 'tail' above Ge Ev, and the tail size changes when the sweeping direction is reversed. The tail is smaller when sweeping from high to low because of incomplete charging due to a lower hole density above Ev and the limited charging time used during the sweeping, hence underestimating the AHTs. Sweeping EL from low to high overcomes this artifact, therefore, and is referred to as the 'Ge-method' used in this work. Fig. 5 (b) also shows that charging and discharging of AHTs are not affected by temperatures ranging from RT to 125°C.
In order to show that this tail is indeed a part of AHTs, charging and recharging the tail are carried out on a fresh device and a stressed-then-discharged device using the waveform in Fig. 3(a) , respectively. Fig. 6(b) clearly shows that the same tail above Ev is observed after the recharge reaches saturation, regardless of the stress levels, supporting that the recharge is indeed due to AHT and not due to the stress, and the difference in Fig. 5(b) is caused by incomplete recharging with the Si-method. This provides a reliable method for extracting the accurate amount of AHTs above Ge Ev.
C. Difference in Energy Barrier for Defect Generation
A further difference between the defects in the Si and Ge devices can be seen in the comparison of defect energy distributions after continuous stress and stresses interrupted by recoveries. Each device is stressed either by a continuous stress of 1000 s, or by a short stress of 100 μs followed by a short recovery of 100 μs at V g = 0 V, which is repeated 10 7 times to give the same effective stress time of 1000 s as the continuous stress.
As shown in Fig. 7(a) , for Si devices, AHTs and GDs below the recovery EL, E(Vg_rec), can hardly be filled by the short stresses with recovery. More interestingly, the remaining GDs above the recovery EL generated under both stress conditions in Si agree well, indicating that in Si the effective defect generation depends only on the effective stress time, regardless of whether the stress is interrupted by recoveries, agreeing with previous works [11] , [25] . For the Ge device, as shown in Fig. 7(b) , however, more defects are generated by the Fig. 7 .
Comparison of defect energy distributions after a continuous stress time of 1000 s and after 10 7 short stresses with period of 100 μs, each followed by a short recovery period of 100 μs at Vg_rec = 0 V. (a) Si device, showing good agreement when compared above the recovery EL. (b) Ge device, additional generation for continuous stress when compared after discharge at the same recovery bias. continuous stress even above the recovery EL. This 'additional EAD generation' cannot be explained by the generation mechanism in the Si device.
We propose a three-well model for the energy alternation in Ge devices and then use it to explain the additional generation by continuous stress, as shown in Fig. 8 . The EL of the second well is relatively shallow and below Ev, and a hole from the first well in the Ge substrate can be injected and trapped in it. Only after this trapping can it proceed to a relaxation process that changes its orbital configuration and forms the deep third well [8] . The EADs trapped in the third well are proportional to the charge density in the second well, N h . Under continuous stress, N h is relatively high, leading to more holes trapped in the third well. Under dynamic stress/recovery test, the shallow level of second well means that its trapped holes during the short stress can be efficiently discharged during the subsequent recovery, so that N h can only reach a low balanced level. The smaller N h in turn leads to less EADs in the third well. The trapping in the third well is more stable due to its deep EL. For Si devices, there is no 'additional generation' because GD are trapped in the second well, and the charged GD does not go through further relaxation under the test conditions used here, so that the third well is not developed. It has been reported that there is a GeOx layer between Ge and GeO2 [32] , which can play a role in the three-well structure.
To further support that AHTs and EADs in GeO 2 /Ge devices are two different groups of defects, the temperature effect is explored under different stress fields, as shown in Fig. 9 . The initial degradation is dominated by filling AHTs, which is insensitive to temperature from RT to 125°C, agreeing with Fig. 5(b) . In contrast, charging EADs is thermally accelerated and does not saturate, further supporting the AHT and EAD model. 11 . EAD generation at a high stress Eox changes little with or without the AHT tail above Ge Ev. At a low stress Eox, however, removing the AHT tail can increase the power exponent n significantly.
D. Restore Power Law and Enable Degradation Extrapolation in Ge Devices
When EADs were extracted by subtracting the AHTs without considering the tail in the Ge bandgap, power law was restored, as shown in Fig. 10(a) . However, the power exponent 'n,' i.e., the slope of the lines, varies substantially with Eox. The voltage power exponent 'γ ' at different stress times is also different, as shown in Fig. 10(b) . This prevents the reliable prediction of the device lifetime when extrapolating from stress bias to the operation bias [11] , [17] .
To explain the reduced 'n' at a lower |Eox| in Fig. 10(a) , we investigated the impact of neglecting the AHT tail above Ge Ev on the power law. As shown in Fig. 11 , the tail has little effect on the EAD generation kinetics at a high stress Eox. However, at a low stress Eox, removing the tail can change the power exponent n significantly. This is because the amount of charges in the tail is relatively large compared with the small EAD generation at low Eox. Without subtracting them, they push up the apparent EAD in a short time, resulting in an apparent small 'n. ' After subtracting all the AHTs including the tail, 'n' and 'γ ' become time and bias independent as shown by the parallel lines in Fig. 12(a) and (b) , respectively. The AHT-tail above Lifetime prediction method procedure. Si device is used here as a demonstrator for predicting the lifetime at a Vg_op = −1.5 V. The lifetime criterion is in total | V t(τ )| = 100 mV, giving a corresponding GD:
V th (GD, τ ) = V th (τ ) − (AHT) = 100-17 = 83 mV [11] .
Ev therefore plays a crucial role in the accurate evaluation of 'n' and 'γ .' This highlights the pitfall of blindly extracting 'n' by fitting the raw degradation kinetics data without separating different types of defects, and the importance of subtracting the correct amount of AHTs before fitting. A constant 'n' and 'γ ' by the best-fit of the data enables lifetime prediction by extrapolating from high stress bias to low operational bias. The procedure is summarized in Table II and Fig. 13 . Vg_op and Eox_op are the bias and oxide electric field at the targeted operation condition, respectively. τ is the extrapolated lifetime at a given bias. Fig. 14 compares the lifetime extrapolation of different devices/processes at 125°C using the above procedure. Powerlaw-based degradation extrapolation is restored for both Si and Ge technologies. Optimization is clearly needed for GeO 2 /Ge, agreeing with the observation in [8] . The method works for both 125°C and RT (not shown). The extracted exponent values for both the SiON/Si and GeO 2 /Ge samples are summarized in Table I .
It has been shown in the previous sections that the Ge sample behaves differently from that of the Si samples. For Si devices, recent studies show that the defects Fig. 13(b) .
in oxides have a complex behavior, involving defect-hydrogen interaction [33] . The detailed mechanisms are not known. Our speculation is that defect generation [34] is a process of converting a hydrogen-related precursor into a defect in SiON [35] , [36] , and the structure becomes permanently different from that of the precursor. After neutralization, the GD structure remains different and will not return to that of its precursor.
For Ge, this work demonstrated that EADs in Ge device are clearly different from the GD in the Si device, yet both follow the power law. Our speculation is that the charging of EAD also involves some kinds of structure relaxation [37] . The power law could originate from a distribution of the barriers between energy wells [38] . The relaxed structure, however, is not permanent [14] . Following neutralization, it returns to its original precursor, so that its EL also reverts to its original one. Further evidences are needed to verify the above speculations.
GeO 2 /Ge clearly needs further optimization for being used in commercial products, because of its poor performance caused by the very high defect density of the GeO 2 /Ge structure compared with that of SiO 2 /Si. It should be noted that the phenomenon of energy alternation is also observed in Si-cap Ge devices, which has better reliability than not only GeO 2 /Ge devices, but also SiON/Si devices, as shown in Fig. 14 . The detailed analysis on Si-cap devices is not given in this work due to space limitation. The technique developed in this work is therefore applicable to a variety of Ge and Si technologies, regardless of the amount of degradation. It allows restoring the power law and enabling the lifetime evaluation and, in turn, assisting the Ge CMOS process development. The quality of Ge-based or other channel/ gate interfacial structures that are yet to be integrated in future devices can be tested and subsequently improved using the proposed methodology.
IV. CONCLUSION This paper compares the defect energy distributions in Ge and Si devices and demonstrates that their defect properties are different. The EAD are generated in Ge, but are insignificant in Si devices. The AHT have a tail above Ev for Ge, but not Si devices. The generation of EAD in Ge requires the injected charge carriers to overcome a second energy barrier, which results in additional generation under uninterrupted stress conditions. Based on the above detailed study of defect differences, EADs can be experimentally separated from AHTs.
The importance of removing the AHT tail is demonstrated for restoring power-law degradation kinetics with constant time/Eox power exponents. This method enables the prediction of lifetime and the maximum operation bias for Ge devices, the direct comparison among different CMOS technologies and, in turn, assisting in process/device development and optimization.
